In this paper, we review and contrast some computational methodologies to investigate charge transport in low dimensional materials and devices. This includes ultra-scaled MOS devices as well as nanowires-based field effects transistors or carbon nanotubes-based emerging devices. After presenting the context of nanodevice simulation, the focus will be made on the limits for ballistic transport in these several types of nanodevices.
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Introduction: State of the art of computational approaches for nanodevices simulation
The race for downscaling CMOS technology is about to reach an insurmountable wall: the nanoscale limit. For decades, the reduction of the silicon channel has been concomitant with improved field effect transistor efficiency and enlarged massive device integration [1] . Along the way, each new node has witnessed the integration of new materials and process steps to achieve the objectives of the ITRS roadmap of semiconductors industries. This has included for instance the integration of high-κ dielectrics, the archetype of which is hafnium oxide, that have been shown to significantly reduce can gate leakage. Mechanical strain applied in the channel and substrate orientation was also found to improve carrier mobility, as well as the use of alternative device geometries, such as double-gated devices. However today, the true behaviour and limits of the high-κ gate dielectric and the double-gate geometry on silicon channel mobility still need to be accurately quantified. This requires advanced simulation methods that go beyond classical tools. Nowadays, major advances in the development of first principles approaches allow for a deeper analysis of material properties at the nanoscale (such as energy band gaps alignment between different materials, etc.). Based on these achievements, a continuous flow of innovation could be developed to bridge ab initio up to Technology Computer-Aided Design (TCAD) models, essential to provide semiconductors industries a competitive advantage for a true device development and optimisation in terms of time-cycle and wafer-costs. Several classes of quantum and transport solvers are nowadays available or emerging. Monte Carlo Solvers [2] model charge transport via the semi-classical Bloch-Boltzmann equation, which is solved in a stochastic way, using a classical description of the propagating electrons but a quantum description of their energetic. More advanced quantum-transport solvers are based on the so-called Non-Equilibrium Green Function Method (NEGF), in which carrier transport is treated using the full quantum Green function formalism [3, 4] . Both approaches are however still in the development phase, and no ready-to-use industrial solutions are available so far to meet the requirements of the 32 nm node and beyond. From the point of view of technology development support, the Monte Carlo simulators should be able to provide reliable electrical results on regular basis for 32 nm MOS devices. However the needs for full-band Monte-Carlo codes together with band structure solvers that account for strain and are capable of dealing with new materials remain unsettled. Some commercial 3D Schrödinger solvers [3] using NEGF solvers can already be used to model ballistic quantum transport in advanced devices with strong transverse confinement. However, they do not include any inelastic scattering mechanism, and thus are not suitable for the calculation of transport properties in the 32 nm node devices and near future nodes.
In this paper, we will present different computational approaches developed at CEA (MINATEC-Leti and INAC) to simulate charge transport in ultra-scaled MOS devices as well as nanowires-based field effects transistors or carbon nanotubes-based emerging devices. Some details about the methodologies will be pinpointed, and the focus will be made on the limits for ballistic transport in these several types of nanodevices. Indeed, one of the outcomes of size reduction is to benefit from reduction of scattering sources that drive the energy dissipation of the device and lower corresponding performances.
Some scattering mechanisms limiting the ballistic transport in ultimate MOSFETs

Introductive remarks
Aggressive scaling of complementary metal-oxide-semiconductor (CMOS) technology is required so as to meet the International Technology Roadmap of Semiconductors projects in terms of circuit efficiency and device performance. However, to circumvent the downscaling difficulty and extend the lifetime of conventional silicon technology, novel architectures as well as new materials are currently explored. Among the promising candidates, thin-film strained silicon-on-insulator (s-SOI) nMOSFETs using a TiN/HfO 2 /SiO 2 gate stack appear to be a good avenue for the upcoming technological nodes [5] . Indeed, the use of a high-κ dielectric like HfO 2 reduces the gate leakage current, while substrate induced biaxially tensile strain enhances the electron mobility (by about 100% using a stress of 1.4 GPa). However, the understanding of the electronic transport in such devices is still rather incomplete. Especially, there is a lack of investigation about two major issues that degrade charge transport, namely, ii the scattering with the fluctuations of the SiO 2 /(s)SOI interface (surface-roughness scattering, SRS).
These two scattering mechanisms, RCS and SRS, are known to limit the mobility at low and high electron sheet density respectively. Therefore, modelling and simulation tools are highly desirable to serve as guide-lines for explaining and improving the electrical behaviour of these devices.
Surface roughness scattering
In recent years, many groups have reported both large electron and hole mobility improvements in s-SOI MOSFETs over their conventional SOI architectures [6] [7] [8] .
In order to explain the effect of strain on the electron effective mobility in biaxially strained silicon inversion layers, we have carried out an experimental and theoretical analysis via atomic force microscopy measurements and Kubo-Greenwood mobility calculations. The Kubo-Greenwood formulation used in this work comes from the linearisation of the Boltzmann transport equation. Multiplying the Boltzmann equation by the carrier velocity and the momentum relaxation time, summing over the bands or valleys, and integrating over the wave vector k, we can extract the mobility from the current density [9] . Standard (001) SOI and s-SOI substrates (both with 145 nm buried oxide) have been used for the AFM analysis. For both wafer types, the film thickness is equal to 15 nm. s-SOI substrates have been processed using a relaxed Si 0.2 Ge 0.8 virtual substrate as a template. The AFM image (cf. Figure 1 -by courtesy of O. Faynot from LETI/D2NT/LDI) are digitised, thus giving an image lattice h(R) on an N × N two-dimensional mesh, where N is the number of surface sites. Figure 2 illustrates the normalised height distribution functions for SOI and s-SOI films. Then, the surface morphology is analysed through the calculation of the roughness amplitude, ∆, which is a key parameter to characterise the SR. Over different scan sizes, 200 × 200 nm 2 , 500 × 500 nm 2 and 2.5 × 2.5 µm 2 , it is found that ∆ in s-SOI is smaller than ∆ in SOI. A ratio ∆ s-SOI /∆ SOI ≈ 1.5 is obtained when we average over the three scan areas [10] . To gain some physical insight concerning the strain dependence of the surface morphology, some important statistical properties of the sequence h(R) have been studied. The so-called height-height correlation function has been calculated. It is directly related to the autocorrelation function and therefore to the power spectrum density (PSD) of the surface via Fourier transform. The PSD is useful since it enters the calculation of the momentum relaxation time relative to SR scattering [11] and thus is linked to the SR limited mobility, µ SR . The effective mobility is calculated using the Kubo-Greenwood formulation within the framework of a two-dimensional electron gas [12] . The quantisation of energy levels and the associated wave functions result from a self-consistent resolution of the 1D Schrödinger-Poisson equations in the confinement direction. In order to highlight the physical mechanism responsible for the mobility enhancement at high electron density N inv , we have calculated the ratio between the mobility in s-SOI over the one in SOI as a function of the temperature for N inv = 10 13 cm -2 . Using the same roughness parameters for describing the SOI/SiO 2 and s-SOIs/SiO 2 interface the disagreement between the theoretical and the experimental mobility gain is maintained over the whole temperature range (Figure 3 ).
On the other hand, using a reduced roughness amplitude for the mobility calculation defined by the ratio ∆ s-SOI /∆ SOI ≈ 1.5 (AFM results), a better agreement with the experimental data is noticed. This demonstrates that the mobility gain at a high electron density is mainly due to the smoothness of the s-SOI/SiO 2 interface. 
Remote Coulomb scattering
In this section, another scattering mechanism limiting the low field mobility in MOSFETs with TiN/HfO 2 /SiO 2 gate stack is investigated. Indeed, a recent experimental investigation of electron and hole mobility in devices integrating both a high-κ dielectric (HfO 2 ) and a metal gate (TiN) has shown the prominent effect of remote-Coulombscattering (RCS) due to a large amount of charges located at the HfO 2 /SiO 2 interface inducing a significant degradation of mobility [13] . Then, to have a better understanding of the role played by Coulomb centres trapped in the gate stack, we have developed a physical model of RCS. A usual Metal Insulator Semiconductor (MIS) geometry is considered. The gate dielectric is composed of a high-κ film (HfO 2 ) with a SiO 2 interfacial layer and insulates the gate electrode from the Si substrate. As previously, the quantisation of energy levels and the associated wave functions result from a self-consistent resolution of the 1D Schrödinger-Poisson equations in the confinement direction. Then, Green's function for the Poisson equation is derived to find the perturbation induced by a point charge seen by the inversion layer electrons [14] .
In Figure 4 , we plot the perturbing potential induced by a charge e located at various distances z 0 away from the HfO 2 /SiO 2 interface. As expected, the inversion layer electrons will be less sensitive to the perturbation induced by the charge if it is moved away from the HfO 2 /SiO 2 interface. ) located at 0.5 nm from the HfO 2 /SiO 2 interface Then, the momentum relaxation time as well as the low-field electron mobility has been calculated using the same Kubo-Greenwood formulation. Figure 5 shows the electron mobility calculated in SOI MOSFET device with and without charge density located at the HfO 2 /SiO 2 interface. We can observe that the mobility degradation may be lower by 10% if the charge density N fix ≤ 10 11 cm -2 . However, for charge densities close to 5 × 10 12 cm -2 a degradation mobility of around 60% is expected at low electron density in the inversion layer. Then, the model has been compared to experimental data. The simulated gate stack includes 1-2 nm interfacial SiO 2 oxide, 3 nm HfO 2 and a metal gate in order to reproduce the same geometrical dimensions than the experimental one. Figure 6 shows the experimental mobility without HfO 2 integration (open triangle) -our reference curve -and with HfO 2 integration including the two thicknesses of interfacial SiO 2 layer. The theoretical RCS-limited mobility corresponding to an interfacial SiO 2 layer 2 SiO t = 2 nm has been added -using the Mathiessen rule -to the experimental reference curve. We can observe in Figure 6 that the resulting mobility well reproduces the experimental mobility over all the electron density range for a charge density fixed to N fix = 1 × 10 13 cm -2
. Now, using thinner SiO 2 interfacial layer (1 nm) the good agreement is maintained with charge density values with N fix = 2 × 10 13 cm -2 . The slight difference of adjusted N fix values between SiO 2 IL of thickness 1 nm and 2 nm suggests that the amount of charge at the HfO 2 /SiO 2 interface may change with the deposited HfO 2 layer. 
Electrical characterisation of quasi-ballisticity
On the other hand, to characterise properly the transport in ultra-short devices, the concept of mobility may no longer be appropriate and the quasi-ballistic nature of the transport needs to be accounted for. In order to characterise the quasi-ballisticity of experimental devices, simple analytical drain current models are required as well as methodologies for practical quasi-ballistic parameter extraction. The approximations required to obtain a tractable analytical model have to be carefully validated by advanced numerical simulation tools. A model of quasi-ballistic current in nanoscale transistors has been proposed in Rahman and Lundstrom [16] , using an approach similar to the ballistic current modelling presented in Natori [17] . This drain current model is defined in the effective mass approximation as the sum of the currents on all the energy sub-bands, determined at the so-called virtual source. The virtual source is the point in the channel corresponding to the top of the potential barrier. For a given energy subband, the charge flow is written in the ballistic limit as the difference between the positive flux, corresponding to a thermoionic injection of carriers at equilibrium with the source, and the negative flux, corresponding to a thermoionic injection of carriers at equilibrium with the drain. The tunnelling current through the potential barrier is thus neglected, as well as coherence effects. To account for backscattering in the channel, a unique (let's say effective) parameter r is introduced, representing the proportion of the carriers backscattered towards their initial reservoir (source of drain) after an interaction between the virtual source and the drain. Within these assumptions, the current can be written as a function of the inversion charge density at the virtual source as:
where W is the transistor width, Q INVi,j is the inversion charge density at the virtual source and
is the carrier injection velocity, both in the jth subband of the ith valley. The third factor corresponds to the ballisticity rate (BR) at a given drain bias, and the fourth factor gives the dependency of the current with the drain bias at the ballistic limit. This model can be further simplified assuming only one populated sub-band and strong carrier degeneracy. That way, Fermi-Dirac integrals simplify to power functions and the drain current expression in the saturation regime reduces to: The last assumptions (one populated sub-band and strong degeneracy) are generally not verified for typical nanoscale transistor geometries and polarisations. However, for thin film devices, the positions of the energy sub-bands with respect to the bottom of the conduction band for nMOSFETs (or the top of the valence band for pMOSFETs) are almost exclusively dependent on the overall inversion charge and the transverse electrical field at the back interface whatever the geometry and the biases, as long as the silicon film is higher than 5-7 nm. Thus, we can define from Poisson-Schrödinger simulations 'universal' abaci of a corrective factor f sat for the above equation, which takes into account the relative population of all the sub-bands and their corresponding level of degeneracy [19] . Then, the backscattering coefficient r can be simply estimated in the saturation regime from the experimental determination of the drain current and of the charge density at the virtual source [20] 
From the extraction of the backscattering coefficient in the linear regime, the mean free path of carriers in transistor channels can be experimentally estimated [21] . Figure 7 shows the comparison between the mean free paths extracted from thin film FDSOI devices and calculated form the Kubo Greenwood formulation detailed above. A reasonable agreement is observed between experimental and calculated values for an inversion charge ranging from 2 × 10 12 cm -2 to 10 13 cm -2 . 
Limits of ballistic transport in silicon nanowires
Semiconducting nanowires with diameter down to the nanometre scale can also be fabricated by catalytic growth techniques. These bottom-up nanostructures have become the subject of intense study and are considered as potential building blocks for nanoscale electronics due to their promising electronic and optical properties. Compared to classical planar technology, silicon-based semiconducting nanowires (SiNWs) are able to better accommodate 'all-around' gates, which improves field effect efficiency and device performance. Also, in contrast to many other nanowire materials, structurally stable and electrically active SiNWs can be manufactured with small diameters $d < 5$ nm. However, as the lateral size of the nanowires becomes smaller the impact of structural imperfections such as surface disorder and defects becomes increasingly important due to the high surface to volume ratio. In the case of lithographic SiNW-FETs surface roughness disorder (SRD) is known to be a limiting factor. Moreover, due to the indirect band gap of silicon, SiNWs can be expected to exhibit fundamentally different electronic properties depending on the nanowire crystal orientation. For engineering of performant SiNW-based transistors it is thus imperative to find out how sensitive the transport properties are to SRD and which nanowire orientation is best suited for engineering highly performant transistors.
The understanding of charge transport in silicon nanowires demands for an extensive use of atomistic models (ab initio or tight-binding models). Indeed, in situation of strong geometrical and electrical confinement, electronic band structures and transport mechanisms are severely modified. The limits for ballistic transport depend on several factors owing to the fluctuations of microscopic scattering sources. For instance, scattering from impurity charges continuously vary with downsizing device features as a consequence of size-dependent screening phenomena. One of the important sources of ballistic transport is the surface roughness (SR) which is unavoidable at the atomistic scale. We have been investigating SR effects in SiNWs with diameter in the range of a few nanometres. The electronic structure of the SiNWs is described by an accurate third nearest neighbour sp 3 tight-binding (TB) Hamiltonian, previously validated by ab initio calculations and comparison with experimental data [22] . In contrast to fully ab initio approaches, the tight-binding method indeed allows quantum transport calculations on long and disordered nanowires. Figure 8 shows a typical SR profile of our simulated nanowires, together with typical profiles observed in experiments. The surface roughness profile is characterised by the rms of the radius variations and by a correlation length L r (the typical length scale of these fluctuations). The analysis of the roughness effect on ballistic transport has been achieved by using two complementary approaches: an order N Kubo-Greenwood method, which gives a straightforward access to the intrinsic elastic mean free paths and charge mobilities [23] and a Landauer-Büttiker approach [24] which is particularly well suited to the quasi-ballistic regime, where contact effects start to prevail over intrinsic phenomena. Both methods have been implemented numerically and extensive use of supercomputing facilities has allowed extracting quantitatively the elastic mean free path that fixes the limit for ballistic conduction. Figure 9 shows the computed charge conductivity for hole and electron as a function of charge energy or charge carrier density, and a given roughness profile defined by L r (the typical length scale of fluctuations of the radius) [25] . ). The rms of the radius fluctuations is δR 2 = 1Å and the typical length scale of these fluctuations is L r = 2.17 nm. As evidenced on this figure, the roughness-limited mobility is highly dependent on the nanowire orientation. Indeed, such small nanowires are in the quantum regime where only one or a few subbands are occupied and available for charge transport at room temperature. Due to the anisotropy of the band structure of bulk silicon, the electronic properties (effective masses of the electron and holes, subbands degeneracies and splittings) of the nanowires are strongly dependent on their orientation.
For example, the 6-fold degeneracy between the conduction band valleys of bulk silicon is completely lifted in [110]-oriented nanowires, which suppresses intervalley scattering at low electron energies. Moreover, the lowest subbands of these [110]-oriented nanowires exhibit a rather light (~0.15 m 0 ) effective mass compared to [001]-and [111]-oriented nanowires. This explains why the [110] orientation is found to be the best for electron transport. Likewise, the [111] direction is found to be the best for hole transport, because the hole mass is light in these nanowires, and because the splitting between the highest two valence subbands is the largest (~150 meV), therefore inhibiting interband scattering at low carrier concentration. The above trends are expected to hold as long as the intervalley splitting in the conduction band, or the splittings between the highest two valence bands is somewhat greater than kT, i.e., for radius R < 3 nm at room temperature. Quantum effects should average out beyond this radius.
For small nanowires the surface roughness will affect the charge density in an FET channel. Due to the confinement effect charges can be expected to localise in regions with locally large effective diameter. A FET was modelled using a Si nanowire with a radius of R = 1 nm and an 30 nm long intrinsic segment with surface roughness coupled to ideal n-doped (n = 10 18 cm -3 ) nanowire contacts. The surface roughness is modelled in the same manner as in Lherbier et al. [25] . The nanowire channel, see Figure 11 (a), is surrounded by a 30 nm all around gate (AAG), with a t = 2 nm HfO 2 layer insulating layer, covering the rough section of the wire. The conductance and density matrix is computed using recursive Green's function formalism, where the Hamiltonian is described by a 3rd nearest neighbour sp 3 tight binding model [22] . The charge density integral is computed as a contour integral in the complex plane, according to the residual theorem, the numerical integral is evaluated by Gaussian quadrature. show a weak correlation with the surface roughness profile. As the gate voltage is further increased, V G = 0.1-0.7 V, the correlation between the potential and surface roughness profile becomes more pronounced and we can clearly see that the potential increases in the sections where the average wire thickness is large while it decreases in sections with small wire thickness. Naturally we can expect the potential to have an impact on the transmission. In non self consistent studies it has been shown that surface roughness has a strong impact on the transmission for thin Si nanowires. For the FET this only remains true for gate voltages below and around the threshold voltage. As the channel is filled with charges the electrostatic potential begin to compensate for the surface roughness and we regain an almost perfect transmission. Unfortunately the transition from high to low scattering takes place over a gate voltage of about 0.2 V, so even though we regain most of the conductance the subthreshold slope for the device will be very slow.
Ballistic transport in carbon-nanotubes FETs
Amongst the most promising materials for the development of BEYOND CMOS nanoelectronics, carbon nanotubes [26] and graphene-based materials [27, 28] and devices deserve some particular consideration. Indeed, first, their unusual electronic and structural physical properties promote carbon nanomaterials as promising candidates for a wide range of nanoscience and nanotechnology applications. Carbon is unique in possessing allotropes of each possible dimensionality and, thus, has the potential versatility of materials exhibiting different physical and chemical properties. Diamond (3D), fullerenes (0D), nanotubes (1D-CNTs), 2D graphene and graphene ribbons are selected examples. Because of their remarkable electronic properties, CNTs or graphene-base materials should certainly play a key role in future nanoscale electronics. Not only metallic nanotubes and graphene offer unprecedented ballistic transport ability, but they are also mechanically very stable and strong, suggesting that they would make ideal interconnects in nanosized devices. Further, the intrinsic semi conducting character of other nanotubes, or graphene nanoribbons, as controlled by their topology, allows us to build logic devices at the nanometer scale, as already demonstrated in many laboratories.
In particular, the combination of 2D graphene for interconnects (charge mobilities in graphene layers as huge as 400,000 cm 2 V -1 s -1 have been reported close to the charge neutrality point) together with graphene nanoribbons for active field effect transistor devices could allow completely carbon-made nanoelectronics. To date, the development of nanotubes and graphene science have been strongly driven by theory and quantum simulation [26, 27] . The great advantage of carbon-based materials and devices is that, in contrast to their silicon-based counterparts, their quantum simulation can be handled up to a very high level of accuracy and realistic scope. The complete understanding and further versatile monitoring of novel forms of chemically-modified nanotubes and graphene will however increasingly demand for more sophisticated computational approaches, combining first principles results with advanced order N schemes to tackle with material complexity and device features, as developed in some recent literature [29] .
Here we report on our recent results concerning charge transport in carbon nanotubes-based field effect transistors (an illustration is shown in Figure 12 ). Such devices can exist in two flavours driven by the charge injection mechanism. Indeed, depending on the nanotube geometrical features (chirality, diameter) and contact material (palladium, gold, etc.) the resulting CNTFET might operate either as an ohmic or Schottky-type field effect transistor (SB-CNTFET). Ohmic CNTFETs operate essentially like standards MOSFETs: the current is modulated by the potential barrier, inside the channel region controlled by the gate. Conversely, in SB-CNTFETs, the current is mainly modulated by the Schottky barrier widths at the metal/nanotube contacts. The barrier profiles are controlled by a gate electrode, and the current in the ON state comes essentially from tunnelling through the source barrier, which is a purely quantum phenomenon (as illustrated in Figure 13 ). Ohmic transistors are obtained for nanotubes with diameter as large as 2-3 nm with palladium or platinium contact, whereas SB-CNTFET are found for nanotube diameter in the order of 1 nm. If SB-CNTFET are in principle more difficult to control, owing to the sensitivity of charge injection ate the contact to environmental factors, their performances turn out however to overcome ohmic-based CNTFETs. An important issue is to understand the connection between a given nanotube/metal contact and the resulting Schottky barrier features. This was pointed out by Tersoff [30] early on, who emphasised on the need of first principles calculations. To simulate CNTFETs, we use the Non Equilibrium Green's Functions (NEGF) technique, which fully takes into account the quantum phenomena occurring in these nano-sized systems. The technique consists in solving the Schrödinger equation with the Green's function formalism, which gives the electrical current and the charge distribution in the system connected to two electrodes. The Schrödinger equation is coupled self-consistently with the Poisson equation to take into account the electrostatic environment (electrodes and dielectric materials). Since CNTFETs are small systems, it is possible to refine the models without increasing too much the computing time. For instance, it is possible to consider tight-binding Hamiltonians with several orbitals on each atom. It is also possible to include impurities, grafted molecules (see [31] ), or more realistic descriptions of metal/nanotube contacts. The NEGF technique is particularly well suited for SB-CNTFETs, since the electron tunnelling through the Schottky barriers requires a quantum treatment. In Figure 13 , we show simulation results for a SB-CNTFET with an all-around cylindrical gate. The nanotube channel is described by a simple one orbital tight-binding model, and the nanotube contacts are also modelled in a simple manner. Work is in progress to improve the modelling of metal/nanotube contacts, using first principle calculations.
Conclusion and perspectives
To conclude, we have presented several approaches to tackle charge transport in nanometre-sized field effect transistors, including silicon nanowires and carbon nanotubes based devices. Part of these efforts targets the bridging of advanced ab initio/atomistic computational approaches to ultimate high-level simulation tools such as TCAD models. The presented computational methodologies have included Kubo-Greenwood approach for computing charge mobilities, and non-equilibrium Green functions that give a more suitable framework for device simulation in a quantum regime. Many fields such as organic electronics, spintronics, beyond CMOS nanoelectronics, nanoelectromechanical devices, nanosensors, nanophotonics devices genuinely lack standardised and enabling tools, that are however mandatory to assess the potential of new concepts, or to adapt processes and architectures to achieve the desire functionalities. The multiscale computational methodologies developed in CEA are versatile enough to explore those novel physical phenomena that require advanced quantum mechanics, while at the same time strong efforts are devoted to reach high level of predictability efficiency, therefore providing guidance for experiments and technology.
